Signal Processing in Phase-Domain All-Digital Phase-Locked Loops (2009)
Abstract / truncated to 115 words
The implementation of wireless transceivers on a single chip in a single technology requires digital realizations of traditional analog building blocks such as phase-locked loops (PLLs). All-digital PLLs (ADPLLs) utilize the zero crossings of signals instead of their amplitudes to realize the frequency synthesizer entirely in digital CMOS technology. This thesis analyzes ADPLLs and highlights the system-level signal processing aspects. A z-domain model and a mixed-signal model are used to develop signal processing algorithms, to perform high-level simulations, and to evaluate the performance of ADPLLs. The impact of imperfections on the output phase noise spectrum are analytically described and compared to event-driven simulation outcomes. Oscillator noise, frequency quantization noise with sigma-delta noise shaping, and reference ...
ADPLL – PLL – time-to-digital converter tdc – sigma-delta noise shaping – modelling and simulation – spurs
Information
- Author
- Stefan Mendel
- Institution
- Graz University of Technology
- Supervisors
- Publication Year
- 2009
- Upload Date
- Oct. 19, 2012
The current layout is optimized for mobile phones. Page previews, thumbnails, and full abstracts will remain hidden until the browser window grows in width.
The current layout is optimized for tablet devices. Page previews and some thumbnails will remain hidden until the browser window grows in width.